Towards Certified Separate Compilation for Concurrent Programs

Hanru Jiang∗
University of Science and Technology of China, China
hanru29@mail.ustc.edu.cn

Siyang Xiao Junpeng Zha
University of Science and Technology of China, China
{yutio888,jpzha}@mail.ustc.edu.cn

Hongjin Liang†‡
Nanjing University, China
hongjin@nju.edu.cn

Xinyu Feng†‡
Nanjing University, China
xyfeng@nju.edu.cn

Abstract
Certified separate compilation is important for establishing end-to-end guarantees for certified systems consisting of multiple program modules. There has been much work building certified compilers for sequential programs. In this paper, we propose a language-independent framework consisting of the key semantics components and lemmas that bridge the verification gap between the compilers for sequential programs and those for (race-free) concurrent programs, so that the existing verification work for the former can be reused. One of the key contributions of the framework is a novel footprint-preserving compositional simulation as the compilation correctness criterion. The framework also provides a new mechanism to support confined benign races which are usually found in efficient implementations of synchronization primitives.

With our framework, we develop CASCompCert, which extends CompCert for certified separate compilation of race-free concurrent Clight programs. It also allows linking of concurrent Clight modules with x86-TSO implementations of synchronization primitives containing benign races. All our work has been implemented in the Coq proof assistant.

CCS Concepts·Theory of computation → Program verification; Abstraction; ·Software and its engineering → Correctness; Semantics; Concurrent programming languages; Compilers.

1 Introduction
Separate compilation is important for real-world systems, which usually consist of multiple program modules that need to be compiled independently. Correct compilation then needs to guarantee that the target modules can work together and preserve the semantics of the source program as a whole. It requires not only that individual modules be compiled correctly, but also that the expected interactions between modules be preserved at the target.

CompCert [16], the most well-known certified realistic compiler, establishes the semantics preservation property for compilation of sequential Clight programs, but with no explicit support of separate compilation. To support general separate compilation, Stewart et al. [29] develop Compositional CompCert, which allows the modules to call each other’s external functions. Like CompCert, Compositional CompCert only supports sequential programs too.

Stewart et al. [29] do argue that Compositional CompCert may be applied for data-race-free (DRF) concurrent programs, since they behave the same in the standard interleaving semantics as in certain non-preemptive semantics where switches between threads occur only at certain designated program points. The sequential compilation is sound as long as the switch points are viewed as external function calls so that optimizations do not go beyond them.

Although the argument is plausible, there are still significant challenges to actually implement it. We need proper formulation of the non-preemptive semantics and the notion of DRF. Then we need to indeed prove that DRF programs have the same behaviors (including termination) in the interleaving semantics as in the non-preemptive semantics,
and verify that the compilation preserves DRF. More importantly, the formulation and the proofs should be done in a compositional and language-independent way, to allow separate compilation where the modules can be implemented in different languages. Reusing the proofs of CompCert is challenging too, as memory allocation for multiple threads may require a different memory model from that of CompCert, and the non-deterministic semantics also makes it difficult to reuse the downward simulation in CompCert.

In addition, the requirement of DRF could be sometimes overly restrictive. Although Boehm [3] points out there are essentially no “benign” races in source programs, and languages like C/C++ essentially give no semantics to racy programs [4], it is still meaningful to allow benign races in machine language code for better performance (e.g., the spin locks in Linux). Also machine languages commonly allow relaxed behaviors. Can we support realistic target code with potential benign races in relaxed machine models?

There has been work on verified compilation for concurrent programs [20, 27], but with only limited support of compositionality. We explain the major challenges in detail in Sec. 2, and discuss more related work in Sec. 8.

In this paper, we propose a language-independent framework consisting of the key semantics components and verification steps that bridge the gap between compilation for sequential programs and for DRF concurrent programs. We apply our framework to verify the correctness of CompCert for separate compilation of DRF programs to x86 assembly. We also extend the framework to allow confined benign races in x86-TSO (confined in that the racy code must execute in a separate region of memory and have race-free abstraction), so that optimized implementations of synchronization primitives like spin-locks in Linux can be supported. Our work is based on previous work on certified compilation, but makes the following new contributions:

- We design a compositional footprint-preserving simulation as the correctness formulation of separate compilation for sequential modules (Sec. 4). It considers module interactions at both external function calls and synchronization points, thus is compositional with respect to both module linking and non-preemptive concurrency. It also requires the footprints (i.e., the set of memory locations accessed during the execution) of the source and target modules to be related. This way we effectively reduce the proof of the compiler’s preservation of DRF, a whole program property, to the proof of local footprint preservation.
- We work with an abstract programming language (Sec. 3), which is not tied to any specific synchronization constructs such as locks but uses abstract labels to model how such constructs interact with other modules. It also abstracts away the concrete primitives that access memory. We introduce the notion of well-defined languages to enforce a set of constraints over the state transitions and the related footprints, which actually give an extensional interpretation of footprints. These constraints are satisfied by various real languages such as Clight and x86 assembly. With the abstract language, we study the equivalence between preemptive and non-preemptive semantics (Sec. 3.3), the equivalence between DRF and NPDRF (the notion of race-freedom defined in the non-preemptive setting, shown in Sec. 5), and the properties of our new simulation. As a result, the lemmas in our proof framework are re-usable when instantiating to real languages.
- We prove a strengthened DRF-guarantee theorem for the x86-TSO model (Sec. 7.3). It allows an x86-TSO program to call a (x86-TSO) module with benign races. If one can replace the racy module with a more abstract version so that the resulting program is DRF in the sequentially consistent (SC) semantics, then the original racy x86-TSO program would behave the same with the more abstract program in the SC semantics. This way we allow the target programs to have confined benign races in the relaxed x86-TSO model. We use this approach to support efficient x86-TSO implementations of locks.
- Putting all these together, our framework (see Fig. 2 and Fig. 3) successfully builds certified separate compilation for concurrent programs from sequential compilation. It highlights the importance of DRF preservation for correct compilation. It also shows a possible way to adapt the existing work of CompCert and Compositional CompCert to interleaving concurrency.
- As an instantiation of our language-independent compilation verification framework, we develop the certified compiler CASCompCert1 (Sec. 7). We instantiate the source and target languages as Clight and x86 assembly. We also provide an efficient x86-TSO implementation of locks as a synchronization library. CASCompCert reuses the compilation passes of CompCert-3.0.1 [6] (including all the translation passes and four optimization passes). We prove that they satisfy our new compilation correctness criterion, where we reuse a considerable amount of the original CompCert proofs, with minor adjustment for footprint-preservation. The proofs for each pass take less than one person week on average.

Supplementary materials for this paper, including the Coq development and a technical report (TR), are publicly available at https://plax-lab.github.io/publications/ccc/.

2 Informal Development

Below we first give an overview of the main ideas in CompCert [16, 17] and Compositional CompCert [29] as starting points for our work. Then we explain the challenges and our ideas in reusing them to build certified separate compilation for concurrent programs.

---

1 It is short for an extended CompCert with the support of Concurrency, Abstraction and Separate compilation.
2.1 CompCert

Figure 1(a) shows the key proof structure of CompCert. The compilation Comp is correct, if for every source program S, the compiled code C preserves the semantics of S. That is,

\[ \text{Correct}(\text{Comp}) \overset{\text{def}}{=} \forall S, C. \text{Comp}(S) = C \implies S \approx C. \]

The semantics preservation S \approx C requires S and C have the same sets of observable event traces:

\[ S \approx C \iff \forall B. \text{Etr}(S, B) \implies \text{Etr}(C, B). \]

Here we write Etr(S, B) to mean that an execution of S produces the observable event trace B, and likewise for C.

To verify S \approx C, CompCert relies on the deterministic of the target language (written as Det(C) in Fig. 1(a)) and proves only the downward direction S \subseteq C, i.e., S refines C:

\[ S \subseteq C \iff \forall B. \text{Etr}(S, B) \implies \text{Etr}(C, B). \]

The determinism Det(C) ensures that C admits only one event trace, so we can derive the upward refinement S \triangleright= C from S \subseteq C. The latter is then proved by constructing a (downward) simulation relation S \overset{\sim}{\leq} C, depicted in Fig. 1(c). However, the simulation \overset{\sim}{\leq} relates whole programs only and it does not take into account the interactions with other modules which may update the shared resource. So it is not compositional and does not support separate compilation.

2.2 Compositional CompCert

Compositional CompCert supports separate compilation by re-defining the simulation relation for modules. Figure 1(b) shows its proof structure. Suppose we make separate compilation Comp_1, ..., Comp_n. Each Comp_i transforms a source module S_i to a target module C_i. The overall compilation is correct if, when linked together, the target modules C_1 \circ ... \circ C_n preserve the semantics of the source modules S_1 \circ ... \circ S_n (here we write \circ as the module-linking operator). For example, the following program consists of two modules. The function f in module S_1 calls the external function g. The external module S_2 may access the variable b in S_1.

```c
// Module S_1
extern void g(int *x); // Module S_2
int f(){
    int g(int *x){
        int a = 0, b = 0;
        x = 3;
        g(&b);
        return a + b;
    } (2.1)
}
```

Suppose the two modules S_1 and S_2 are independently compiled to the target modules C_1 and C_2. The correctness of the overall compilation requires (S_1 \circ S_2) \approx (C_1 \circ C_2).

With the determinism of the target modules, we only need to prove the downward refinement (S_1 \circ S_2) \subseteq (C_1 \circ C_2), which is reduced to proving (S_1 \circ S_2) \overset{\sim}{\leq} (C_1 \circ C_2), just as in CompCert. Ideally we hope to know (S_1 \circ S_2) \overset{\sim}{\leq} (C_1 \circ C_2) from S_1 \overset{\sim}{\leq} C_1 and S_2 \overset{\sim}{\leq} C_2, and ensure the latter two by correctness of Comp_1, ..., Comp_n. However, the CompCert simulation \overset{\sim}{\leq} is not compositional.

To achieve compositionality, Compositional CompCert defines the simulation relation \overset{\sim}{\leq} shown in Fig 1(d). It is parameterized with the interactions between modules, formulated as the rely/guarantee conditions R and G [14]. The rely condition R of a module specifies the general callee behaviors happen at the external function calls of the current module (shown as the thick arrows in Fig. 1(d)). The guarantee G specifies the possible transitions made by the module itself (the thin arrows). The simulation is compositional as long as the R and G of linked modules are compatible.

Compositional CompCert proves that the CompCert compilation passes satisfy the new simulation \overset{\sim}{\leq}'. The intuition is that the compiler optimizations do not go beyond external calls (unless only local variables get involved). That is, for the example (2.1), the compiler cannot do optimizations based on the (wrong) assumption that b is 0 when f returns.

Since the R steps happen only at the external calls, it cannot be applied to concurrent programs, where module/thread interactions may occur at any program point. However, if we consider race-free concurrent programs only, where threads are properly synchronized, we may consider the interleaving at certain synchronization points only. It has been a folklore theorem that DRF programs in interleaving semantics behave the same as in non-preemptive semantics. For instance, the following program (2.2) uses a lock to synchronize the accesses of the shared variables, and it is race-free. Its behaviors are the same as those when the threads yield controls at lock() and unlock() only. That is, we can view lines 1-2 and lines 4-5 in either thread as sequential code that will not be interfered by the other. The interactions occur only at the boundaries of the critical regions.

```plaintext
1 r1 = 1;    r2 = 2;
2 r1 = r1 + 1; r2 = r2 + 1;
3 lock();    lock(); (2.2)
4 x = 1;      x = 2;
5 y = x + 1;  y = x + 1;
6 unlock();   unlock();
```

Intuitively, we can use Compositional CompCert to compile the program, where the code segment between two consecutive switch points is compiled as sequential code.
By viewing the switch points as special external function calls, the simulation \( \succeq \) can be applied to relate the non-preemptive executions of the source and target modules.

### 2.3 Challenges and Our Approaches

Although the idea of applying Compositional CompCert to compile DRF programs is plausible, we have to address several key challenges to really implement it.

**Q: How to give language-independent formulations of DRF and non-preemptive semantics?** The interaction semantics introduced in Compositional CompCert describes modules’ interactions without referring to the concrete languages used to implement the modules. This allows composition of modules implemented in different languages. We would like to follow the semantics framework, but how do we define DRF and non-preemptive semantics if we do not even know the concrete synchronization constructs and the commands that access memory?

**A:** We extend the module-local semantics in Compositional CompCert so that each local step of a module reports its footprints, i.e. the memory locations it accesses. Instead of relying on the concrete memory-access commands to define what valid footprints are, we introduce the notion of well-defined languages (in Sec. 3) to specify the requirements over the state transitions and the related footprints. For instance, we require the behavior of each step is affected by the read set only, and each step does not touch the memory outside of the write set. When we instantiate the framework with real languages, we prove they satisfy these requirements.

Besides, we also allow module-local steps to generate messages ExtAtom and ExtAtom to indicate the boundary of the atomic operations inside the module. The concrete commands that generate these messages are unspecified, which can be different in different modules.

**Q: What memory model to use in the proofs?** The choice of memory models could greatly affect the complexity of proofs. For instance, using the same memory model as CompCert allows us to reuse CompCert proofs, but it also causes many problems. The CompCert memory model records the next available block number nextblock for memory allocation. Using the model under a concurrent setting may ask all threads to share one nextblock. Then allocation in one thread would affect the subsequent allocations in other threads. This breaks the property that re-ordering non-conflicting operations from different threads would not affect the final states, which is a key lemma we rely on to prove the equivalence between preemptive and non-preemptive semantics for DRF programs. In addition, sharing the nextblock by all threads also means we have to keep track of the ownership of each allocated block when we reason about footprints.

**A:** We decide to use a different memory model. We reserve separate address spaces \( F \) for memory allocation in different threads (see Sec. 3). Therefore allocation of one thread would not affect behaviors of others. This greatly simplifies the semantics and the proofs, but also makes it almost impossible to reuse CompCert proofs (see Sec. 7.2). We address this problem by establishing some semantics equivalence between our memory model and the CompCert memory model (shown in Sec. 7.2).

**Q: How to compositionally prove DRF-preservation?** The simulation \( \succeq \) in Compositional CompCert cannot ensure DRF-preservation. As we have explained, DRF is a whole-program property, and so is DRF-preservation. To support separate compilation, we need to reduce DRF-preservation to some thread-local property.

**A:** We propose a new compositional simulation \( \preceq \) (see Sec. 4). Based on the simulation in Fig. 1(d), we additionally require footprint consistency saying that the target \( C \) should have the same or smaller footprints than the source \( S \) during related transitions. For instance, when compiling lines 4-5 of the left thread in (2.2), the target is only allowed to read \( x \) and write to \( x \) and \( y \). Note that we check footprint consistency at switch points only. This way we allow compiler optimizations as long as they do not go beyond the switch points. For lines 4-5 of the left thread in (2.2), the target could be \( y=2; x=1 \) where the writes to \( x \) and \( y \) are swapped.

**Q: Can we flip refinement/simulation in spite of non-determinism?** As we explained, the last steps of CompCert and Compositional CompCert in Fig. 1 derive semantics equivalence \( \approx \) (or the upward refinement \( \models \)) from the downward refinement \( \sqsubseteq \) using determinism of target programs. Actually the simulations \( \succeq \) and \( \succeq ' \) can also be flipped if the target programs are deterministic. It is unclear if the refinement or simulation can still be flipped in concurrent settings where programs have non-deterministic behaviors. The problem is that the target program can be more fine-grained and have more non-deterministic interleavings than the source.

**A:** With non-preemptive semantics, the non-determinism occurs only at certain switch points. Then, in our simulation, we require the source and target to switch at the same time and to the same thread. As a result, although the switching step is still non-deterministic, there exists a one-to-one correspondence between the switching steps of the source and of the target. Thus such non-determinism will not affect the flip of our simulation.

**Q: How to support benign races and relaxed machine models?** It is difficult to write useful DRF programs within sequential languages (e.g., CompCert Clight) because they do not provide synchronization primitives (e.g., locks). Nevertheless, we can implement synchronization primitives as external modules so that the threads written in the sequential languages can call functions (e.g., lock-acquire and lock-release) in the external modules. In practice, the efficient implementation \( \pi_o \) of the synchronization primitives may be written directly in assembly languages, and may introduce
Towards Certified Separate Compilation for Concurrent Programs

benign races when used by multiple threads simultaneously (e.g., see Fig. 10 for such an efficient implementation of spin locks). We may view that there is a separate compiler transforming the abstract primitives \( \gamma_o \) to their implementations \( \pi_o \). But how do we prove the compilation correctness in the case when the target code may contain races?

In addition, our previous discussions all assumed that the source and target programs have sequentially consistent (SC) behaviors. But real-world target machines commonly use relaxed semantics. Although most relaxed models have DRF guarantees saying that DRF programs have SC behaviors in the relaxed semantics, there are no such guarantees for racy programs. It is unclear whether the compilation is still correct when the target code (which may have benign races due to the use of efficient implementations of synchronization primitives) uses relaxed semantics.

A: Although the target assembly program using \( \pi_o \) may contain races, we do know that the assembly programs are race-free (i.e., \( \text{DRF}(S_1 \parallel \ldots \parallel S_9) \)) at the bottom left, which is our new foot-print-preserving module-local simulation. We do the proofs in the following steps. Double arrows in the figure are logical implications.

First, we restrict the compilation to source preemptive code that is race-free (i.e., \( \text{DRF}(S_1 \parallel \ldots \parallel S_9) \)) at the right bottom of the figure. Then from the equivalence between preemptive and non-preemptive semantics, we derive (1), the equivalence between \( S_1 \parallel \ldots \parallel S_9 \) and \( S_1 \parallel \ldots \parallel S_9 \), the latter representing non-preemptive execution of the threads. Similarly, if we have \( \text{DRF}(C_1 \parallel \ldots \parallel C_9) \) (at the top right), we can derive (2). With (1) and (2), we can derive the semantics preservation \( \approx \) between preemptive programs from \( \approx \) between their non-preemptive counterparts.

Second, DRF of the target programs is obtained through the path (6,7) and (8). We define a notion of DRF for non-preemptive programs (called NPDRF), making it equivalent to DRF, from which we derive (8) and (9). To know NPDRF(S1 | ... | Sn) from NPDRF(S1 | ... | Sn), we need a DRF-preserving simulation \( \approx \) between non-preemptive programs (see (7)).

Third, by composing our footprint-preserving local simulation, the DRF-preserving simulation \( \approx \) for non-preemptive whole programs can be derived (step (5)). Given the downward whole-program simulation, we flip it to get an upward one (step (3)), with the extra premise that the local execution in each target module is deterministic. Using the simulation in both directions we derive the equivalence (step (3)).

The extended framework. Figure 3 shows our ideas for adapting the results of Fig. 2 to relaxed target models and to allow the target programs to contain confined benign races. The goal of the compilation correctness proof is still to show the refinement \( P \supseteq P_{\text{sc}} \). Here the source \( P \) contains a library module \( \gamma_o \) of the abstract synchronization primitives, as well as normal client modules \( y_1, \ldots, y_m \). Threads in \( P \) can call functions in these modules. In the target code \( P_{\text{sc}} \), each client module \( y_i \) is compiled to \( \pi_i \) using a sequential compiler SeqComp. The library module \( \gamma_o \) is implemented as \( \pi_o \), which may contain benign races. The superscript \( \text{sc} \) indicates the use of relaxed memory models.

To prove the refinement, we first apply the results of Fig. 2 and prove \( P \supseteq P_{\text{sc}} \) assuming DRF(\( P \)) and correctness of each SeqComp (step (1) in Fig. 3). Here the superscript sc means the use of SC assembly semantics. Each client module \( \pi_i \) in \( P_{\text{sc}} \) has the same code as in \( P_{\text{sc}} \) but uses the SC semantics. Note that \( P_{\text{sc}} \) still uses the abstract library \( \gamma_o \) rather than its racy implementation \( \pi_o \). We can view that at this step the library is compiled by an identity transformation.
The Abstract Language

Figure 4. The abstract concurrent language

Figure 2 also shows DRF preservation, so we know DRF(\(P_{SC}\)) given DRF(\(P\)) (step 2 in Fig. 3). The last step 3 is our strengthened DRF-guarantee theorem. We require a compositional simulation relation \(\pi_{rel} \preceq \gamma_0\) to hold, saying that \(\pi_0\) in the relaxed semantics indeed implements \(\gamma_0\).

The approach not only supports racy implementations of synchronization primitives, but also applies in more general cases when \(\pi_0\) is a racy implementation of a general concurrent object such as a stack or a queue. For instance, \(\pi_0\) could be the Treiber stack implementation [30], and then \(\gamma_0\) could be an atomic abstract stack. Then \(\pi_{rel} \preceq \gamma_0\) can be viewed as a correctness criterion of the object implementation in a relaxed model. It ensures a kind of "contextual refinement", i.e., any client threads using \(\pi_0\) (in relaxed semantics) generate no more observable behaviors than using \(\gamma_0\) instead (in SC semantics), as long as the clients using \(\gamma_0\) is DRF.

Although we expect the approach is general enough to work for different relaxed machine models, so far we have only proved the result for x86-TSO, as shown in Sec. 7.3.

Note that the notations used here are simplified ones to give a semi-formal overview of the key ideas. We may use different notations in the formal development below.

3 The Language and Semantics

3.1 The Abstract Language

Figure 4 shows the syntax and the state model of an abstract language for preemptive concurrent programming. A program \(P\) consists of \(n\) threads, each with an entry \(f\) that labels a code segment in a module in \(\Pi\). In high-level languages such as Clight, \(f\) is usually the name of a function in a module. A module declaration in \(\Pi\) is a triple consisting of the language declaration \(tl\), the global environment \(ge\), and the code \(\pi\). Here \(ge\) contains the global variables declared in the module. It is a finite partial mapping from a global variable’s address to its initial value.

The abstract module language \(tl\) is defined as a tuple \((\text{Module}, \text{Core}, \text{InitCore}, \mapsto)\), whose components can be instantiated for different concrete languages. Module describes the syntax of programs. As in Compositional CompCert [29], Core is the set of internal "core" states \(\kappa\), such as control continuations or register files. The function InitCore returns an initial "core" state \(\kappa\) whenever a thread is created or an external function call is made. In this paper we mainly focus on threads as different modules, and omit the external calls to simplify the presentation. We do support external calls in our Coq implementation in the same way as in Compositional CompCert. The labelled transition \("\mapsto"\) models the local execution of a module, which we explain below. We use \(\mathcal{P}(S)\) to represent the powerset of the set \(S\).

Module-local semantics. The local execution step inside a module is in the form of \(F \vdash (\kappa, \sigma) \mapsto_\delta (\kappa', \sigma').\) The global memory state \(\sigma\) is a finite partial mapping from memory addresses to values. Each step is also labeled with a message \(t\) and a footprint \(\delta\).

Each module also has a free list \(F\), an infinite set of memory addresses. It models the preserved space for allocating local stack frames. Initially we require \(F \cap \text{dom}(\sigma) = 0\), and the only memory accessible by the module is the statically allocated global variables declared in the \(ge\) of all modules, represented as the shared part \(S\) in Fig. 5. The local execution of a module may allocate memory from its \(F\), which enlarges the state \(\sigma\). So \(F \cap \text{dom}(\sigma') = \text{set of free addresses, depicted in Fig. 5 as the part outside of the boundary of } \sigma\). The memory allocated from \(F\) is exclusively owned by this module. \(F\) for different modules must be disjoint (see the Load rule in Fig. 7).

The messages \(t\) contain information about the module-local steps. Here we only consider externally observable

\[\text{in our Coq implementation, we use the more concrete CompCert’s block-based memory model, where memory addresses } l \text{ are instantiated as pairs of block IDs and offsets. This allows us to reuse the CompCert code.}\]

\[\text{The readers should not confuse the allocation from } F \text{ with dynamic heap memory allocation like na1loc. The former is for allocation of stack frames only. For the latter, we assume there is a designated module implementing na1loc, whose free memory blocks are pointed to by a global variable in its } ge. \text{ Therefore, these memory blocks are in } S \text{ in Fig. 5, but not in } F.\]
events e (such as outputs), termination of threads (rt), and the beginning and the end of atomic blocks (EntAt and ExtAt). Any other steps are silent, labeled with a special symbol r. The label r is often omitted for cleaner presentation. Atomic blocks are the language constructs to ensure sequential execution of code blocks inside them. They can be implemented differently in different module languages. The messages define the protocols of communications with the global whole-program semantics (presented below).

The footprint δ is a pair (rs, ws) of the read set and write set of memory locations in this step. We write emp for the footprint where both sets are empty.

Note we use two sets of symbols to distinguish the source and the target level notations. Symbols such as P, F, k, Σ, Γ and γ are used for the source. Their counterparts, P, F, κ, σ, Π and π are for the target. 

Well-defined languages. Although the abstract module language tl can be instantiated with different real languages, we instantiate certain requirements that satisfy some basic requirements. We formulate these requirements in Def. 1. It gives us an extensional interpretation of footprints.

Definition 1 (Well-Defined Languages). \( wd(tl) \) if, for any execution step \( F \vdash (\kappa, \sigma) \overset{\delta}{\rightarrow} (\kappa', \sigma') \) in this language, all of the following hold (some auxiliary definitions are in Fig. 6):

1. forward(\( \delta, \kappa, \sigma \);)
2. LEff(\( \sigma, \sigma', \delta, F \));
3. For any \( \sigma_1 \), if LEqPre(\( \sigma, \sigma_1, \delta, F \)), then there exists \( \sigma_1' \) such that \( F \vdash (\kappa, \sigma_1) \overset{\delta}{\rightarrow} (\kappa', \sigma_1') \) and LEqPost(\( \sigma', \sigma_1', \delta, F \));
4. Let \( \delta_0 = \bigcup \{ \delta \mid \exists \kappa', \sigma'. F \vdash (\kappa, \sigma) \overset{\delta}{\rightarrow} (\kappa', \sigma') \} \). For any \( \sigma_1 \), if LEqPre(\( \sigma, \sigma_1, \delta_0, F \)), then for any \( \kappa_1', \sigma_1', \delta' \),

\[ F \vdash (\kappa, \sigma_1) \overset{\delta_0}{\rightarrow} (\kappa_1', \sigma_1') \quad \Rightarrow \quad \exists \sigma'. F \vdash (\kappa, \sigma) \overset{\delta}{\rightarrow} (\kappa_1', \sigma'). \]

It requires that a step may enlarge the memory domain but cannot reduce it (Item (1)), and the additional memory should be allocated from F and included in the write set (Item (2)). Item (2) also requires that the memory out of the write set should keep unchanged. Item (3) says that the memory updates and allocation only depend on the memory content in the read set, the availability of the memory cells in the write set, and the set of memory locations already allocated from F. Item (4) requires that the non-determinism of each step is not affected by memory contents outside of all the possible read sets in \( \delta_0 \). Here we do not relate \( \sigma_1' \) and \( \sigma' \), which can be derived from Item (3).

We have proved in Coq that some real languages satisfy \( wd \), including Clight, Cminor, and x86 assembly [13].

\[ \sigma \overset{\delta}{\rightarrow} \sigma' \quad \text{iff} \quad \forall l \in \text{rs}. l \notin (\text{dom}(\sigma) \cup \text{dom}(\sigma')) \lor l \in (\text{dom}(\sigma) \cap \text{dom}(\sigma')) \land \sigma(l) = \sigma'(l) \]

\[ \delta \subseteq \delta' \quad \text{iff} \quad (\delta, \text{rs} \subseteq \delta', \text{rs}) \land (\delta, \text{ws} \subseteq \delta', \text{ws}) \]

\[ \delta \cup \delta' = \delta \quad \text{iff} \quad (\delta, \text{rs} \cup \delta', \text{rs}) \land (\delta, \text{ws} \cup \delta', \text{ws}) \]

Forward(\( \sigma, \sigma' \)) if (dom(\( \sigma \)) \subseteq dom(\( \sigma' \)))

LEqPre(\( \sigma_1, \sigma_2, \delta, F \)) if

\[ \sigma_1 \overset{\delta}{\rightarrow} \sigma_2 \land (\text{dom}(\sigma_1) \cap \text{dom}(\sigma_2)) = (\text{dom}(\sigma_2) \cap \delta, \text{ws}) \lor (\text{dom}(\sigma_1) \cap F) = (\text{dom}(\sigma_2) \cap F) \]

LEqPost(\( \sigma_1, \sigma_2, \delta, F \)) if

\[ \sigma_1 \overset{\delta, \text{ws}}{\rightarrow} \sigma_2 \land (\text{dom}(\sigma_1) \cap F) = (\text{dom}(\sigma_2) \cap F) \]

LEffect(\( \sigma_1, \sigma_2, \delta, F \)) if

\[ \sigma_1 \overset{\delta}{\rightarrow} \sigma_2 \land (\text{dom}(\sigma_2) \cap \text{dom}(\sigma_1) = (\delta, \text{ws} \cap F) \]

Figure 6. Auxiliary definitions about states and footprints

3.2 The Global Preemptive Semantics

Figure 7 shows the global states and selected global semantics rules to model the interaction between modules. The world W consists of the thread pool T, the ID τ of the current thread, a bit d indicating whether the current thread is in an atomic block or not, and the memory state σ. The thread pool T maps a thread ID to a triple recording the module language l, the free list F, and the current core state κ.

The Load rule in Fig. 7 shows the initialization of the world from the program. The memory σ is initialized as G(E(Π)), the union of ge from all the modules. The union is defined only if all of the ge’s are compatible. The rule also requires that σ contain no wild pointers. This requirement is formalized as closed(σ) in Fig. 7, which says the addresses stored in σ must also be in dom(σ).

Global transitions of W are also labeled with footprints and messages o. Each global step executes the module locally and processes the message of the local transition. The EntAt and ExtAt rules correspond to the entry and exit of atomic blocks, respectively. The flag d is flipped in the two steps. Since context-switch can be done only when d is 0, as required by the Switch rule below, we know a thread in its atomic block cannot be preempted. The Switch rule shows that context-switch can occur at any program point outside of atomic blocks (d = 0).

Below we write \( F \vdash \phi \overset{\delta}{\rightarrow} \phi' \) for zero or multiple silent steps, where δ is the accumulation of the footprint of each step. \( F \vdash \phi \overset{\delta}{\rightarrow} \phi' \) represents at least one step. Similar notations are used for global steps. Also \( W \overset{\delta}{\rightarrow} W' \) is for zero or multiple steps that either are silent or produce sw events.

Event-trace refinement and equivalence. An externally observable event trace B is a finite or infinite sequence of external events e, and may end with a termination marker
The global world \( \hat{W} \) is defined similarly as the preemptive world \( W \), except that \( \hat{W} \) keeps an atomic bit map \( d \) recording whether each thread’s next step is inside an atomic block. We need to record the atomic bits of all threads because the context switch may occur when a thread just enters an atomic block.

The last two rules in Fig. 7 define the non-preemptive global steps \( \hat{W} \triangleq \delta \hat{W}' \). More rules are in the supplementary TR [13]. There is no rule like Switch of the preemptive semantics, since context-switch occurs only at synchronization points. \( \text{EntAt}_{np} \) and \( \text{ExtAt}_{np} \) execute one step of the current thread \( t \), and then non-deterministically switch to a thread \( t' \). The corresponding global steps produce the \( sw \) events.

4 The Footprint-Preserving Simulation

In this section, we define a module-local simulation as the correctness obligation of each module’s compilation, which is compositional and preserves footprints, allowing us to derive a whole-program simulation that preserves DRF.

**Footprint consistency.** As in CompCert, the simulation requires that the source and the target generate the same external events. In addition, it also requires that the target has the same or smaller footprints than the source, which is important to ensure DRF-preservation. Recall that the memory accessible by a thread \( t_i \) consists of two parts, the shared memory \( S \) and the local memory allocated from \( F_i \), as shown in Fig. 5. DRF informally requires that the threads never have conflicting accesses to the memory in \( S \) at the same time.

We introduce the triple \( \mu \) below to record the key information about the shared memory at the source and the target.

\[
\mu \overset{\text{def}}{=} (S, S', f), \text{ where } S, S' \in P(\text{Addr}) \text{ and } f \in \text{Addr} \to \text{Addr}.
\]

Here \( S \) and \( S' \) specify the shared memory locations at the source and the target respectively. The partial mapping \( f \) maps locations at the source level to those at the target. We require \( \mu \) to be well-formed, defined as \( \text{wf}(\mu) \) in Fig. 8.

Then, given footprints \( \Delta \) and \( \delta \), we define their consistency with respect to \( \mu \) as \( \text{FPmatch}(\mu, \Delta, \delta) \) in Fig. 8. It says the shared locations in \( \Delta \) must be contained in \( \Delta \), modulo the mapping \( \mu, f \). We only consider the shared locations in \( \mu, S \) because accesses of local memory would not cause races. The shared locations in \( \delta, rs \) of the target module are allowed to come from \( \Delta, ws \) of the source, since transforming a write to a read would not introduce more races.

**Rely/guarantee conditions.** We use rely and guarantee conditions to specify interaction between modules. They need to enforce the view of accessibility of shared and local memory in Fig. 5. More specifically, a module expects others to keep its local memory (in \( F \)) intact. In addition, although other modules may update the shared memory \( S \), they must preserve certain properties of \( S \). One such property is \( \text{closed}(S, \Sigma) \) (defined in Fig. 7), which ensures \( S \) cannot contain memory pointers pointing to local memory cells in any \( F_i \). Otherwise
It says that, starting from some core states \( k \) and \( k' \), with any states \( (\Sigma, \sigma, F) \) and free lists \((w, F)\) for satisfying some initial constraints, we have the simulation \((\Sigma, \mu, \Sigma, \sigma, F, F)\) defined in Def. 3. Here \( ge \) and \( ge' \) must be related through \( \phi \) (see Fig. 8). The initial states \( \Sigma \) and \( \sigma \) also need to be related with \( ge \) and \( \phi \) through initM.

**Definition 3.** \((\Sigma, \mu, \Sigma, \sigma, F, k, k', \delta_0)\) is the largest relation such that, whenever \((\Sigma, \mu, \Sigma, \sigma, F, k, k', \delta_0)\) satisfies the following:

1. for all \( k', \Sigma' \), and \( \delta \), if \( F \overset{r}{\rightarrow} (k', \Sigma') \), \( (\Sigma \cup \Sigma', \sigma, F) \) and \( (\delta(\Sigma) \cup \Sigma', \sigma, F) \) are related through \( [\phi] \) (see Fig. 8).

The simulation \((\Sigma, \mu, \Sigma, \sigma, F, k, k', \delta_0)\) carries \( \delta \) to \( \delta' \), the footprints accumulated at the source and the target, respectively. The definition follows the diagram in Fig. 1(d). For every \( \tau \)-step in the source (case 1), if the newly generated footprints and the accumulated \( \delta_0 \) are in scope (i.e. every location must either be from the freelist space \( F \) of current thread, or from the shared memory \( m.S \)), then the step corresponds to zero or multiple \( \tau \)-steps in the target, and the simulation holds over the resulting states with the accumulated footprints and a new index \( j \). We can carry the well-founded index to ensure the simulation preserves termination.

If the source step corresponds to at least one target steps (case 1-b), the footprints at the target must also be in scope and be consistent with the source level footprints. The accumulation of footprints allows us to establish FMatch for compiler optimizations that reorder the instructions.

At the switch points when the source generates a non-silent message \( i \) (case 2), if the footprints and states satisfy the high-level guarantee HG, the target must be able to generate the same \( i \), and the accumulated footprints and the state satisfy the low-level guarantee LG. We also need to consider the interaction with other modules or threads. For any environment steps satisfying Rel, the simulation must hold over the new states, with some index \( j \) and empty footprints — Since the effects of the current thread have been made visible to the environments at the switch point, we can

\[
\begin{align*}
\text{Footprint matching and rely/guarantee conditions} \\
\text{The simulation.} \ 	ext{Below we define} \ (sl, ge, \gamma) & = \phi \ (tl, ge', \pi) \text{ to relate the non-preemptive executions of the source module} \\
\text{Definition 2 (Module-Local Downward Simulation).} \\
(\Sigma, \mu, \Sigma, \sigma, F, k, k', \delta_0) & = \phi \ (F, k, \sigma, \delta) \text{ is defined in Def. 3.}
\end{align*}
\]
clear the accumulated footprints. Rely and the guarantees HG and LG are defined in Fig. 8, as explained above.

Note that each case in Def. 3 has prerequisites about the source level footprints (e.g. the footprints are in scope or satisfy HG). We need to prove that these requirements indeed hold at the source level, to make the simulation meaningful instead of being vacuously true. We formalize these requirements separately as ReachClose in Def. 4. It is a simplified version of the reach-close concept by Stewart et al. [29] (simplified because we disallow the escape of local stack pointers into the shared memory). The composition correctness assumes that all the source modules satisfy ReachClose (see Lem. 6 and Def. 11 below).

**Definition 4** (Reach Closed Module). ReachClose($sl, ge, γ$) iff., for all $f, k, Σ, F$ and $S$, if $sl.InitCore(γ, f) κ = k, S = dom(Σ), ge ⊆ Σ, F \cap S = \emptyset,$ and closed($S, Σ)$, then RC($F, S, (k, Σ)$).

Here RC is defined as the composition such that, whenever RC($F, S, (k, Σ)$), for all $Σ’$ such that $R(Σ, Σ’, F, S)$, and for all $k’, Σ’, k, Σ$, and $f$ such that $f( (k, Σ) ↦ α (k’, Σ’))), we have HG($Δ, Σ’, F, S, Σ$), and RC($F, S, (k, Σ'))$).

The relation RC($F, S, (k, Σ)$) essentially says that every step of the execution of $(k, Σ)$, HG always holds over the resulting footprints $Δ$ and states, even with possible interference from the environment, as long as the environment steps satisfy the rely condition $R$ defined in Fig. 8.

Our simulation is transitive. One can decompose the whole compiler correctness proofs into proofs for individual compilation passes.

**Lemma 5** (Transitivity). ∀ $sl, sl’, ti, γ, γ’, π$. if $(sl, ge, γ) \sqsubseteq_φ (sl’, ge’, γ’)$ and $(sl’, ge’, γ’) \sqsubseteq_φ’ (tl, ge’’, π)$, then $(sl, ge, γ) \sqsubseteq_φ(φ’)(tl, ge’’, π)$.

The proof of Lem. 5 relies on the auxiliary lemmas similar to “memory interpolations” in Compisitional CompCert.

**Lemma 6** (Compositionality, $⊙$ in Fig. 2).

For any $f_1, \ldots, f_m, φ, Γ = \{(sl_1, ge_1, γ_1), \ldots, (sl_m, ge_m, γ_m)\}$, and $Π = \{(tl_1, ge_1, π_1), \ldots, (tl_m, ge_m, π_m)\}$, if $\forall i \in \{1, \ldots, m\}, wd(sl_i) \land wd(tl_i) \land ReachClose(sl_i, ge_i, γ_i) \land (sl_i, ge_i, γ_i) \sqsubseteq_φ (tl_i, ge_i, π_i)$,

then $let Γ in f_1 | \ldots | f_n \sqsubseteq let Π in f_1 | \ldots | f_n$.

Lemma 6 shows the compositionality of our simulation. The whole program downward simulation $\hat{P} \leq \hat{P}$ relates the non-preemptive execution of the whole source program $P$ and target program $P$. The definition is given in TR [13].

With determinism of the target module language (written as det($tl$)), we can flip $\hat{P} \leq \hat{P}$ to derive the upward simulation $\hat{P} \leq \hat{P}$. We give the definition of det($tl$) and the Flip Lemma ($\#$ in Fig. 2) in TR [13]. Lemma 7 shows the non-preemptive global simulation ensures the refinement.

**Lemma 7** (Soundness, $⊙$ in Fig. 2). If $\hat{P} \leq \hat{P}$, then $\hat{P} \leq \hat{P}$.

<table>
<thead>
<tr>
<th>$P\longrightarrow W$</th>
<th>$W\Rightarrow W'$</th>
<th>$W\Rightarrow Race$</th>
</tr>
</thead>
<tbody>
<tr>
<td>predict($W, t_1, (δ_1, d_1)$)</td>
<td>predict($W, t_2, (δ_2, d_2)$)</td>
<td>$t_1 \neq t_2$ $(δ_1, d_1) \sim (δ_2, d_2)$</td>
</tr>
<tr>
<td>$W\Rightarrow Race$</td>
<td>$W=(T, _0, σ)$</td>
<td>$T(t)=(F, κ)$ $F+ (κ, σ) \xrightarrow{δ} (κ', σ')$</td>
</tr>
<tr>
<td>$W\Rightarrow Race$</td>
<td>$W=(T, _0, σ)$</td>
<td>$T(t)=(F, κ)$ $F+(κ, σ) \xrightarrow{δ} (κ', σ')$</td>
</tr>
<tr>
<td>$W\Rightarrow Race$</td>
<td>$W=(T, _0, σ)$</td>
<td>$T(t)=(F, κ)$ $F+(κ, σ) \xrightarrow{δ} (κ', σ')$</td>
</tr>
</tbody>
</table>

**Figure 9.** Data races in preemptive semantics

5 Data-Race-Freedom

Below we first define the conflict of footprints.

$\delta_1 \sim \delta_2$ iff $(δ_1, ws\cap δ_2 \neq \emptyset) \lor (δ_2, ws\cap δ_1 \neq \emptyset)$

$(δ_1, d_1) \sim (δ_2, d_2)$ iff $(δ_1 \sim δ_2) \land (d_1 = 0 \lor d_2 = 0)$

Recall that, when used as a set, $δ$ represents $δ.rs \cup δ.ws$. Since we do not treat accesses of the same memory location inside atomic blocks as a race, we instrument a footprint $δ$ with the atomic bit $d$ to record whether the footprint is generated inside an atomic block ($d = 1$) or not ($d = 0$). Two instrumented footprints $(δ_1, d_1)$ and $(δ_2, d_2)$ are conflicting if $δ_1$ and $δ_2$ are conflicting and at least one of $d_1$ and $d_2$ is 0.

We define data races in Fig. 9 for preemptive semantics. In the Race rule, $W$ steps to Race if there are conflicting footprints of two threads predicted from the current configuration through predict($W, t, (δ, d)$). Then we define DRF($P$):

$DRF(P)$ iff $¬(P \Rightarrow Race)$

$NPDRF(\hat{P})$ is defined similarly. We can prove NPDRF is equivalent to DRF ($⊙$ and $*$ in Fig. 2). The following Lem. 8 shows the simulation preserves NPDRF. Given the equivalence, we know it also preserves DRF.

**Lemma 8** (NPDRF Preservation, $⊙$ in Fig. 2).

For any $\hat{P}$, if $\hat{P} \leq \hat{P}$, and NPDRF($\hat{P}$), then NPDRF($\hat{P}$).

**Lemma 9** (Semantics Equivalence, $⊙$ and $*$ in Fig. 2).

For any $Π, f_1, \ldots, f_m, gw, DRF(let Π in f_1 | \ldots | f_m)$, then $let Π in f_1 | \ldots | f_m$.

6 The Final Theorem

Putting all the previous results together, we are able to prove our final theorem in the basic framework (Fig. 2). We first model a sequential compiler SeqComp as follows:

$SeqComp ::= (CodeT, φ), \text{ CodeT} \in \text{Module} \rightarrow Module$

As the key proof obligation, we need to verify that each $SeqComp$ is Correct. The correctness is defined based on our footprint-preserving module-local simulation. Recall that $[φ]$ is defined in Fig. 8.
Theorem 12 (Final Theorem).
For any \( \text{SeqComp}_1, \ldots, \text{SeqComp}_{m}, s_1, \ldots, s_m, t_1, \ldots, t_m \) such that for any \( i \in \{1, \ldots, m\} \) we have \( \text{wd}(s_i), \text{wd}(t_i), \text{det}(t_i), \) and Correct(\( \text{SeqComp}_1, s_1, t_1 \)), then

\[
\text{GCorrect}(\text{SeqComp}_1, s_1, t_1, \ldots, (\text{SeqComp}_m, s_m, t_m)).
\]

7 The CASCompCert Compiler

We apply our framework to develop CASCompCert. It uses CompCert-3.0.1 [6] for compilation of multi-threaded Clight programs to x86-SC, i.e. x86 with SC semantics. We further extend the framework (as shown in Fig. 3) to support x86-TO [28] as the target language. The source program we compile consists of multiple sequential Clight threads. Inter-thread synchronization can be achieved through external calls to an external module. Since the external synchronization module can be shared by the threads, below we also refer to it as an object and the Clight threads as clients.

As a tiny example, Fig. 10(a) shows a spin-lock implementation in a simple imperative language which we call Clmp. \( (C) \) is an atomic block, which cannot be interrupted by other threads. The ExtAtom and ExtAtom events are generated at the beginning and the end of the atomic block respectively. The command assert(B) aborts if B is false. This source implementation of locks serves as an abstract specification, which is manually translated to x86-TO, as shown in Fig. 10(b). The implementation is similar to the

\[
\text{lock}() \{ \begin{align*}
    r &: = 0; \quad \text{while}(r==0) \{} \\
    \langle r := \text{[L]} \rangle; \quad \text{assert}(r==0) \{} \\
    \langle \text{[L]} \rangle := 1; \quad > \}
\end{align*}
\]

\[
\text{unlock}() \{ \begin{align*}
    < r := \text{[L]}; \quad \text{assert}(r==0) \} \\
    \langle \text{[L]} \rangle := 0; \quad > \}
\end{align*}
\]

(a) lock specification \( \gamma_{\text{lock}} \)

\[
\begin{align*}
\text{lock} &: = \text{movl} \quad \text{SIL}, \quad %\text{ecx} \\
\text{movl} &: = \text{movl} \quad S0, \quad %\text{edx} \\
\text{l_acq} &: = \text{movl} \quad S1, \quad %\text{eax} \\
\text{lock} &\text{ cmpxchg1} \quad %\text{edx}, \quad (\%\text{ecx}) \quad \text{void inc()} \{
\text{je} &: = \text{movl} \quad (\%\text{ecx}), \quad %\text{ebx} \\
\text{cmp} &: = \text{cmp} \quad %\text{ebx}, \quad %\text{x} \quad \text{tmp} = x; \\
\text{je} &: = \text{movl} \quad %\text{ebx}, \quad %\text{x}++;
\text{jmp} &: = \text{l_acq} \quad \text{printf}(\%\text{tmp});
\text{enter} &: = \text{retl} \\
\text{unlock} &: = \text{movl} \quad S1, \quad %\text{eax} \\
\text{movl} &: = \text{movl} \quad S1, \quad (\%\text{eax}) \\
\text{retl} &: = \text{c} \quad \text{a Clight client } Y_C
\end{align*}
\]

(b) lock implementation \( \pi_{\text{lock}} \)

Figure 10. Lock as an external module of Clight programs

Linux spin-lock implementation (a.k.a. the TTAS lock [11]). To acquire the lock, the \( l_{\text{acq}} \) block reads and resets the lock bit to 0 atomically by the lock-prefixed cmpxchg1, which ensures mutual exclusion. The spin loop reads the lock bit until it appears to be available (i.e., not 0). Note that the load and store operations in the spin and unlock blocks are not lock-prefixed. This optimization introduces benign races. With the external lock module, we can implement a DRF counter inc in Clight, as shown in Fig. 10(c). An example whole program \( P \) is let \( \{ Y_C, Y_{\text{lock}} \} \equiv \text{inc()} \| \text{inc()} \).

As shown in Fig. 3, we compile the code in two steps. First, we use CompCert to compile the Clight client to x86-SC, but leave object code (e.g., \( Y_{\text{lock}} \) in Fig. 10) untouched. Second, we transform the resulting x86-SC client code to x86-TO. Syntactically this is an identity transformation, but the semantics changes. Then we manually transform the source object code to x86-TO code. We can prove the resulting whole program in x86-TO preserves the source semantics as long as the x86-TO object code refines its source.

7.1 Language Instantiations

We need to first instantiate our abstract languages of Fig. 4 with Clight, x86-SC and the intermediate languages introduced in CompCert. We also instantiate it with the simple language Clmp for the source object code.

The Clight language. The Module in Fig. 4 is instantiated with the same Clight syntax as in CompCert. The core state \( k \) is a pair of a local state \( c \) and an index \( N \) indicating the position of the next block in the freelist \( F \) to be allocated, as shown below. InitCore initializes \( N \) to 0. Local transitions of Clight are instrumented with footprints.

\[
\begin{align*}
F &::= b_1 : b_2 : \ldots : \text{Block} \quad b \in \mathbb{N}^+ \\
N &\in \mathbb{N} \\
\text{(Core)} &\quad k ::= (c, N) \\
\text{(Mem)} &\quad \sigma \in \text{Block} \rightarrow \text{fin} (\mathbb{N} \rightarrow \text{val})
\end{align*}
\]
The source language CImp for objects. The instantiation of the abstract language with CImp lets the atomic blocks generate the EntAtom and ExtAtom events. To allow benign races in the target x86-TSO code, we need to ensure partition of the client data and the object data. This can be enforced through the permissions in the CompCert memory model. The client programs can only access memory locations whose permission is not None. Therefore we set the permission of the object data (the memory at the location L in our example in Fig. 10) to None. Also, we require the Clmp program can only access memory locations with None permission. It aborts if trying to access memory locations whose permissions are not None.

### 7.2 Adapting CompCert

Given the program \( \text{let } \{y_1, \ldots, y_l, y_o\} \text{ in } f_1 \parallel \ldots \parallel f_n \) consisting of Clight modules \( y_i \) and the module \( y_o \) (we omit \( sl \) and \( ge \) in the modules to simplify the presentation), the compilation \( \text{Comp} \) is defined as

\[
\text{Comp} \{y_1, \ldots, y_l, y_o\} \text{ in } f_1 \parallel \ldots \parallel f_n \overset{\text{def}}{=} \text{let } \{\text{CompCert}(y_1), \ldots, \text{CompCert}(y_l), \text{IdTrans}(y_o)\} \text{ in } f_1 \parallel \ldots \parallel f_n
\]

where \( \text{CompCert} \) is the adapted compilation consisting of the original Clmp passes, and \( \text{IdTrans} \) is the identity translation which returns the object module unchanged.

#### Lemma 13. Correct(CompCert, Clight, x86-SC).

We have proved Lem. 13, i.e. the original CompCert-3.0.1 passes satisfy our Correct in Def. 10. The verified compilation passes (shown in Fig. 11) include all the translation passes and four optimization passes (Tailcall, Renumber, Tunneling and CleanupLabels). Proving other optimization passes would be similar and is left as future work.

We also prove the well-definedness of Clight, x86-SC, and Clmp, the determinism of x86-SC and Clmp, and the correctness of IdTrans for Clmp. Together with our framework’s final theorem (Thm. 12), we derive the following result:

#### Theorem 14 (Correctness with x86-SC backend and obj.).

\( \text{GCorrect}(\text{CompCert}, \text{Clight}, \text{x86-SC}, (\text{IdTrans}, \text{Clmp}, \text{Clmp})) \).

To prove Lem. 13, we try to reuse as much of the original CompCert correctness proofs as possible. We address the following two main challenges in reusing CompCert proofs.

### Converting memory layout.

Many CompCert lemmas rely on the specific definition of the CompCert memory model, which is different from ours. In CompCert, memory locations in an execution get consecutive natural numbers as block numbers. This fact is used extensively in CompCert’s fundamental libraries and its compilation correctness proofs. But it does not hold in our model, where each thread has its own freelist \( F \) (an infinite sequence of block numbers).

#### 7.3 x86-TSO as the Target Language

Now we show how to generate x86-TSO code while preserving the behaviors of the source program. The theorem below shows our final goal. To avoid clutter, below we use \( sl \) and \( tl \) to represent \( sl_{\text{Clight}} \) and \( tl_{\text{x86-LSO}} \) respectively.

#### Theorem 15 (Correctness with x86-TSO backend and obj.).

For any \( f_1 \ldots f_n, \Gamma = \{(sl, ge_1, y_1), \ldots, (sl, ge_m, fm), (sl_{\text{tmp}}, ge_o, y_o)\} \), and \( \Pi = \{(tl, ge_1', \pi_1), \ldots, (tl, ge_m', \pi_m), (tl, ge_o', \pi_o)\} \), if

1. \( \forall i \in [1, \ldots, m]. \text{CompCert}.\text{CodeT}(y_i) = \pi_i \land \text{injective}(\phi) \land (\text{CompCert} \cdot \phi = \phi) \land (\text{CompCert} \cdot \phi = \phi) \)
2. Safe(\( \text{let } \Gamma \text{ in } f_1 \parallel \ldots \parallel f_n \)) and DRF(\( \text{let } \Gamma \text{ in } f_1 \parallel \ldots \parallel f_n \)),
3. \( \forall i \in [1, \ldots, m]. \text{ReachClose}(sl, ge_1, y_1), \)
4. \( (tl, ge_o, \pi_o) \overset{\circ}{=} (sl_{\text{tmp}}, ge_o, y_o) \),

then

\[
\text{let } \Pi \text{ in } f_1 \parallel \ldots \parallel f_n \overset{\circ}{=} \text{let } \Pi \text{ in } f_1 \parallel \ldots \parallel f_n.
\]
Here the premises 1-3 are similar to those required in Def. 11. In addition, the premise 4 requires that the x86-TSO code πs of the object be simulated by yo. The simulation (tl, ge, πo) ≼ (slimp, ge, yo) is an extension of Liang and Feng [19] with the support of TSO semantics for the low-level code. Due to space limit, we omit the definition here. The refinement relation ≼′ is a weaker version of ≼ (see Sec. 3.2). It does not preserve termination (the formal definition omitted here). This is because our simulation ≼ for the object code does not preserve termination for now, which we leave as future work.

Theorem 15 can be derived from Thm. 14 (for the compilation from Clight to x86-SC), and from Lem. 16 below, saying the x86-TSO code refines the x86-SC client code and the source object code (we use tlsc and tlts0 as shorter notations for tlts0-SC and tlts0-TSO respectively).

**Lemma 16** (Restore SC semantics for DRF x86 programs). Let \( \Pi_{sc} = \{(tl_{sc}, ge, \pi_1), \ldots, (tl_{sc}, ge, \pi_m), (sl_{imp}, ge, yo)\} \), and \( \Pi_{ts0} = \{(tl_{ts0}, ge, \pi_1), \ldots, (tl_{ts0}, ge, \pi_m), (tl_{ts0}, ge, \pi_0)\} \). For any \( f_1 \ldots f_n \), if

1. Safe(let \( \Pi_{sc} \) in \( f_1 \parallel \ldots \parallel f_n \)) and DRF(let \( \Pi_{sc} \) in \( f_1 \parallel \ldots \parallel f_n \)),
2. (tlts0, ge, \( \pi_0 \)) ≼ (slimp, ge, yo),

then let \( \Pi_{ts0} \) in \( f_1 \parallel \ldots \parallel f_n \) ≼′ let \( \Pi_{sc} \) in \( f_1 \parallel \ldots \parallel f_n \).

As explained before, Lem. 16 can be viewed as a strengthened DRF-guarantee theorem for x86-TSO in that, if we let \( yo \) contain only skip and \( ge_\pi = \emptyset \), Lem. 16 implies the DRF-guarantee of x86-TSO.

### 7.4 Proof Efforts in Coq

In Coq we have mechanized the framework (Fig. 2) and the extended framework (Fig. 3) and proved all the related lemmas. We have verified all the CompCert passes in Fig. 11.

Statistics of our Coq implementation and proofs are depicted in Fig. 13. Adapting the compilation correctness proofs from CompCert is relatively lightweight. For most passes our proofs are within 300 lines of code more than the original CompCert proofs. The Stacking pass introduces more additional proofs, mostly caused by arguments marshalling for supporting cross-language linking. In our experience, adapting CompCert’s original compilation proofs to our settings takes less than one person week per translation pass (except for Stacking). For simpler passes such as Tailcall, Linearize, Allocation, and RTLGen, it takes less than one person day per pass.

By contrast, implementing our framework is more challenging, which took us about 1 person year. In particular, proving the equivalence between non-preemptive and preemptive semantics for DRF programs took us more time than expected, although it seems to be a well-known folklore theorem. The co-inductive proofs there involve a large number of non-trivial cases of reordering threads’ executions.

### 8 Related Work and Conclusion

**Compiler verification.** Various work extends CompCert [16] to support separate compilation or concurrency. We have discussed Compositional CompCert [2, 29] in Sec. 1 and 2. SepCompCert [15] extends CompCert with the support of syntactical linking. Their approach requires all the compilation units be compiled by CompCert. They do not support cross-language linking or concurrency as we do.

CompCertTSO [27] compiles ClightTSO programs to the x86-TSO machine. It does not support cross-language linking, and its proof for the two CompCert passes Stacking and Compiler verification are not compositional. By contrast, we have verified these two passes using our compositional simulation. For the other compositional passes, CompCertTSO relies on a thread-local simulation, which is stronger than ours. It requires that the source and the target always generate the same memory events (excepts for those local variables that can be stored in registers). As a result, some optimizations (such as constant propagation and CSE) in CompCertTSO have to be more restrictive.

As an extension of CompCertTSO, Jagannathan et al. [12] allow the compiler to inject racy code such as the efficient spin lock in Fig. 10. They propose a refinement calculus on the racy code to ensure the compilation correctness. Their work looks similar to our extended framework in Fig. 3, but since they use TSO semantics for both the source and target programs, they do not need to handle the gap between the SC and TSO semantics, so they do not need the source to be DRF as in our work.

Podkopaev et al. [24] prove correctness of the compilation from the promising semantics (which is a high-level operational relaxed model) to the operational ARMv8-POP machine. They develop whole-program simulations to deal with the complicated relaxed behaviors. Later on they verify compilations from the promising semantics to declarative hardware models such as POWER, ARMv7 and ARMv8 [25].

<table>
<thead>
<tr>
<th>Compilation passes and framework</th>
<th>Spec</th>
<th>Proof</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>CompCert</td>
<td>Ours</td>
</tr>
<tr>
<td>Cabling</td>
<td>513</td>
<td>1021</td>
</tr>
<tr>
<td>Compiler verification</td>
<td>753</td>
<td>1556</td>
</tr>
<tr>
<td>Selection</td>
<td>336</td>
<td>500</td>
</tr>
<tr>
<td>RTLGen</td>
<td>428</td>
<td>543</td>
</tr>
<tr>
<td>Tailcall</td>
<td>173</td>
<td>328</td>
</tr>
<tr>
<td>Renumber</td>
<td>86</td>
<td>245</td>
</tr>
<tr>
<td>Allocation</td>
<td>704</td>
<td>785</td>
</tr>
<tr>
<td>Tunneling</td>
<td>131</td>
<td>339</td>
</tr>
<tr>
<td>Linearize</td>
<td>236</td>
<td>371</td>
</tr>
<tr>
<td>CleanupLabels</td>
<td>126</td>
<td>387</td>
</tr>
<tr>
<td>Stacking</td>
<td>730</td>
<td>1038</td>
</tr>
<tr>
<td>Asmgen</td>
<td>208</td>
<td>338</td>
</tr>
<tr>
<td>Compositionality (Lem. 6)</td>
<td>580</td>
<td></td>
</tr>
<tr>
<td>DRF preservation (Lem. 5)</td>
<td></td>
<td>358</td>
</tr>
<tr>
<td>Semantics equiv. (Lem. 9)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Lifting</td>
<td></td>
<td>813</td>
</tr>
</tbody>
</table>

**Figure 13.** Lines of code (using coqwc) in Coq
The simulations are tied to the promising semantics. They do not aim for reusing existing sequential compilations but handle a lot of complicated issues in relaxed models.

As part of their CCAL framework, Gu et al. [10] develop thread-safe CompCertX (TSCompCertX), which supports separate compilation of concurrent C programs, and the linking of C programs with assembly modules. However, the compositionality of TSCompCertX is tied to the specific settings of the CCAL model. In particular, it relies on the abstraction of concurrent objects to derive the partition of private and shared memory, and uses the auxiliary push and pull instructions to ensure race freedom. Also TSCompCertX supports only race-free programs in the sequentially consistent memory model. Our work does not need source-level specifications for race-free programs. Besides, we support confined benign races in x86- TSO (a feature not supported in TSCompCertX), where the racy objects are required to have race-free abstraction.

Vellvm [35, 36] proves correctness of several optimization passes for sequential LLVM programs. Wang et al. [32] verify a separate compiler from Cito to Bedrock, which relies on axiomatic specifications for cross-language external calls. It is unclear how to adapt their work to concurrency. Perconti and Ahmed [23] verify separate compilation by embedding languages in a combined language. They do not support concurrency either. Sevcík [26] studies safety of a class of optimizations in concurrent settings using an abstract trace semantics. It is unclear if his approach can be applied to verify general compilation. Lochbihler [20] verifies a compiler for concurrent Java programs. His simulation has similar restrictions as CompCertTSO.

Non-preemptive semantics and data-race-freedom. Non-preemptive (or cooperative) semantics has been developed in various settings for various purposes (e.g., [1, 5, 18, 31, 34]). Both Ferreira et al. [9] and Xiao et al.[33] study the relationships between non-preemptive semantics and DRF, but they do not give any mechanized proofs of termination-preserving semantics equivalence as in our work. DRFx [21] proposes a concept called Region-Conflict-Freedom, which looks similar to our NPDRF, but there is no formal operational formulation as we do. Owens [22] proposes Triangular-Race-Freedom (TRF) and proves that TRF programs behaves the same in x86-SC and x86-TSO. TRF is weaker than DRF and can be satisfied by the efficient spin lock code in Fig. 10.

Conclusion and future work. We present a framework for building certified compilation of concurrent programs from sequential compilation. We develop CASCompCert, which reuses CompCert to compile DRF programs, with the support of confined benign races in manually written assembly (x86- TSO). We believe our work is a promising start for certified separate compilation of general concurrent programs. The latter goal requires longer-term work and has more problems to address, as discussed below.

First, our work is limited in the support of general concurrent languages. For instance, we have not yet considered thread spawn, though we do not see any particular challenges. The spawn step in the operational semantics needs to assign a new F to each newly created thread. In simulations spawns should be handled in a similar way as context switches. Besides, our extended framework currently does not support multiple objects because it lacks a mechanism to ensure the partition between objects’ data. To address the problem, we may follow the ideas in LRG [8] and CAP [7] to set the logical boundaries between objects. Also it is worthwhile to support relaxed concurrency, such as C11-style memory models which have relaxed atomics.

Second, it is also interesting to explore other target machine models, such as PowerPC and ARM which have LL/SC instructions rather than lock-prefixed atomic instructions on x86.

Third, we would like to verify more optimization passes, including those relying on concurrency features. For instance, our work may be modified to support roach-motel reorderings, by distinguishing EntAtom and ExtAtom in the local simulation and recording the footprints that are moved across EntAtom or ExtAtom. We also would like to finish the proofs for the remaining CompCert optimization passes (which we do not expect any major technical challenges) and add the support of stack pointer escape following the on-paper proofs in our TR [13].

Finally, we are also curious about extensional (language-independent) characterizations of footprints. Our formulation of wd (Def. 1) is one way to characterize footprints but it is not restrictive enough to rule out all benign races. This in practice is harmless since the current wd already allows us to prove our final theorem of the framework (Thm. 12), and we use properly defined concrete languages to prove correctness of specific compilers (Thm. 14). Nevertheless, it is interesting to explore better formulations of wd.

Acknowledgments
We thank our shepherd John Reppy, Zhong Shao and anonymous referees for their suggestions and comments on earlier versions of this paper. We especially thank Weijie Fan and Jianwei Song for their helps on the Coq proofs of the optimization passes Tunnel1ng and CleanupLabels. This work is supported in part by grants from National Natural Science Foundation of China (NSFC) under Grant No. 61632005, and from Huawei Innovation Research Program (HIRP).

References